
CHAPTER 7 16-BIT TIMER/EVENT COUNTERS 0 AND 1
User’s Manual U15905EJ2V1UD
218
(2/2)
The entire TMn unit is asynchronously reset. The supply of clocks to the
TMn unit stops.
Clocks are supplied to the TMn unit.
TMCAEn
0
Internal count clock control
fXX/2
fXX/4
fXX/8
fXX/16
fXX/32
fXX/64
fXX/128
fXX/256
CSn2
0
1
Internal count clock selection
CSn1
0
1
0
1
CSn0
0
1
0
1
0
1
0
1
Count disabled (stops at 0000H and does not operate).
Counting operation is performed.
TMCEn
0
1
TMn register operation control
When TMCEn = 0, the external pulse output (TOn) becomes inactive (the active
level of TOn output is set by the ALVn bit of the TMCn1 register).
When the TMCAEn bit is set to 0, the TMn unit can be asynchronously reset.
When TMCAEn = 0, the TMn unit is in a reset state. Therefore, to operate TMn,
the TMCAEn bit must be set to 1.
When the TMCAEn bit is changed from 1 to 0, all registers of the TMn unit are
initialized. When TMCAEn is set to 1 again, the TMn unit registers must be set
again.
1